Artifact verilator_5.006-3_arm64

Metadata
deb_control_files:
- control
- md5sums
deb_fields:
  Architecture: arm64
  Built-Using: sphinx (= 5.3.0-4)
  Depends: python3, perl:any, libc6 (>= 2.35), libjs-sphinxdoc (>= 5.2), sphinx-rtd-theme-common
    (>= 1.2.0+dfsg)
  Description: |-
    fast free Verilog simulator
     Verilator is the fastest free Verilog HDL simulator, and beats many commercial
     simulators. It compiles synthesizable Verilog (not test-bench code!), plus
     some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code.
     It is designed for large projects where fast simulation performance is of
     primary concern, and is especially well suited to generate executable models
     of CPUs for embedded software design teams.
  Homepage: http://www.veripool.org/wiki/verilator
  Installed-Size: '28689'
  Maintainer: Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>
  Package: verilator
  Priority: optional
  Recommends: libsystemc-dev
  Section: electronics
  Suggests: gtkwave
  Version: 5.006-3
srcpkg_name: verilator
srcpkg_version: 5.006-3

File

verilator_5.006-3_arm64.deb
File too big (5.6 MB > 2.0 MB): you can view it raw or download it instead.

Relations

Relation Direction Type Name
built-using Source package verilator_5.006-3

binary package System - - 6 months, 1 week ago 5 months, 1 week
BETA