A LIRS cache implementation.